

Vol. 12, No. 1, Jan. 2024, Pages: 35-41

http://joape.uma.ac.ir



A New Transformerless DC-DC Converter for Renewable Energy Applications

A. Yaqoub Hamza^{1*}, F. A. Jumaa²

¹ Department of Electrical Power Techniques Engineering, Technical College of AL-Mausaib, Iraq ² Department of Power Engineering, Al-Furat Al-Awsat TechnicalUniversity, Babylon, Iraq

Abstract- In this paper, a novel high step-up voltage switching cell formed by four passive elements and three diodes is proposed. The proposed cell can be integrated into a family of boost converters to obtain substantial dc gain as required by an electrical grid supplied such as solar or fuel cell. It is integrated into a boost converter; a new converter is obtained. The features of a new converter are significant dc gain without extreme duty cycle which enables the use of lower voltage and R_{Ds-on} MOSFET switch so as to reduce cost, the low-stress voltage on the switch and diodes, non-pulsating input current, easiness design and operation, single switch which means easiness of transistor driving, and line-load common ground. In addition, the low-voltage stress across diode allows using Schottky rectifiers to eliminate the reverse recovery current which leads to more reduction in conduction and switching losses. The equations of voltage and current in "continuous conduction mode (CCM) and discontinuous mode (DCM)" are extracted. Moreover, the voltage and current stresses on elements and switch are calculated. Finally, the performance of the proposed converter is validated by simulation results and experimental results to confirm theoretical calculation.

Keyword—High step up dc gain, Low voltage stress, A new step up switching cell, Single switch.

1. INTRODUCTION

IN recent years, many applications are needed high step-up DC-DC converters such as medical equipment, servo motor drives, industrial applications, portable devices(e.g. portable computer and mobile phones), internet services and Renewable Energy Sources(RES) (e.g. solar cell, fuel cell and wind generation). One of the most critical issues of using RES is variable output energy and low output voltage due to depending on sunlight [1, 2].

In order to avoid this limitation, steep high dc-dc converters have been used. However, the simple structure and control, accessible design and operation analysis, and high gain ratio are the remaining challenges of dc-dc converters [3]. Also, the voltage stress and current stress on semiconductor devices, the number of components and conduction losses are being investigated.

The basic step-up dc-dc converters, boost whose the output gain voltage M=1/(1-D), D is duty cycle, buck -boost, SEPIC, CUK and ZETA M=|D/(1-D)| cant not does provide a steep step up gain voltage [4]. In order to achieve high dc gain, the basic boost would be operating at a very high duty cycle large than 0.8, but this unrealistic cap for conduction time of recovery diode. Also, operation at high switching frequency cannot possible due to the diode does not turn on/off instantaneously [4, 5].

The alternative available solution to reach large dc gain, high switching frequency transformer or coupled inductor, but this would not be an exact solution due to losses of leakage inductances, cost and sizing, EMI problem, high voltage stress and reducing efficiency. Another solution, use a cascade of the boost converter (quadratic

Received: 28 Mar. 2022 Revised: 21 Apr. 2022 Accepted:05 May 2022 *Corresponding author: E-mail: aidkazimba123@gmail.com (A. Yaqoub Hamza) DOI:10.22098/joape.2024.10574.1755 **Research Paper** @2023 University of Mohaghegh Ardabili. All rights reserved converters). In a cascade converter, the overall performance and efficiency depend on the product of each stag's which implies the attracting losses of energy [6].

The switching capacitor (SC) cell and switching inductor (SL) cell can provide a high dc gain ratio by charge the inductor or capacitor in parallel and discharge in series [4]. The SC cell composed of capacitor and diode only no inductor, therefore their size is small. The output voltage of SC converter depends on a number of capacitors only, for an ideal component, the output equal to V_out=(1+n) V_in [7]. However, the major issues of SC converters are low efficiency due to poor of a voltage regulator which implies does not able to use the full capacity of capacitor to transfer to load [4-7]. Also, increasing numbers of capacitor needed more switching device which means more losses. Regarding to SL cell can provide high dc a gain ratio. However, main issues of the SL cell are cost and sizing. Recently, the significantly advanced of DC-DC converters in order to achieve advanced topology with high efficiency and high power density, the Voltage Lift (VL) has been proposed [5–8]. These converters are combining from SC cell and SL cell. The key problem of VL converter is using more inductor and capacitor as inner storage elements.

In literature, many researchers have proposed a transformerless step up DC-DC converters in order to achieve large DC gain ratio. In [1], its combination the SL and SC to provide a high DC gain ratio. However, this converter cannot extendable and the voltage regulated is poor. The extendable boost converter has been proposed by [2]. The merits of this proposed is generated high dc gain at lower duty cycle lower than 0.4. However, the structure is very complex and at responsible duty cycle (0.5 - 0.65), the output dc gain is gradually decreased. In [3] and [19], The extendable non-isolated boost converters based on Active-Passive Inductor Cells (APICs) have been proposed. The features of these converters are provided very high dc gain voltage and can extendable by adding APICs. Nevertheless, the structure of these converters is very complex and very hard control due to exist of five or seven active switch and more number of active switches is increased in case of adding a new APICs. In [4], the switching inductor and capacitor is integrated

into a basic boost converter. The structures and principles operation of these converters are very simple. However, the issue of these converters is voltage stress on active switch equal to output voltage. The modified boost converters have been proposed by [5]–[15] in order to obtain large dc gain and reduction voltage and current stresses on diodes and active switches. However, some of these converters have more switch which implies complex control drive. thereby, the extendable of these converters are very complex. In order to improve conventional boost converters and reduce current ripple as well as separate input current about output current to overcome input current pulsating, the couple inductor is used in [16]–[18], [22]–[24], and also [27].

In this paper, a new voltage lift cell can integrate into a family of the boost converters to achieve high dc gain voltage has been proposed. the proposed cell is designed by combining the merits of SC cell and SL cell. the significant benefits of a proposed cell are high output dc gain ratio, the low voltage stress on a switch, low current stress through switches which leads to low conduction losses and simple structure and control.

2. PROPOSED CONVERTER

2.1. Analysis of Power Circuit Diagram of the Proposed Converter

In this paper, a new converter has been proposed as shown in Fig. 1(a). The proposed converter is composed of five inductors $(L_1, L_2, L_3, L_4 \text{ and } L_5)$, four capacitors $(C_1, C_2, C_3 \text{ and } C_o)$, and eight diodes $(D_1, D_2, D_3, , D_4, , D_5, , D_6, , D_7, \text{ and } D_o)$. The first principle of converter is all inductors and capacitors are charged in parallel by Vin during turn on switch and discharge in series during turn off the switch.

Fig. 3 shows characteristics waveforms of a converter in steady state. The following assumptions are used to simplify the DC analysis: i) all elements are ideal, ii) the value of all capacitors are large in order to get constant output voltage, and iii) assume the proposed converter is operating under steady-state, which indicates the output is constant. The operating principles and the equations of voltage and current during CCM and DCM in steady state are discussed in details as follows.

Analysis of Proposed Converter in CCM

The equivalent circuit of a proposed converter during CCM is shown in Fig. 1(b) and 1(c) respectively. The analysis of CCM depends on two modes as follows:

Mode I: [0, DT] during this periodic, the switch S is turn on. The equivalent circuit of this mode is shown in Fig. 1(b). The reactive switching (L₁, C₁, L₂ and C₂) are charged in parallel by V_{in} . In addition, the diodes (D₁&D₂) are forward biased and D_o is reversed biased. The voltage across inductors and capacitors can be expressed as:

$$\begin{cases} V_L = V_{L1} = V_{L2} = V_{L3} = V_{L4} = V_{L5} \\ V_C = V_{C1} = V_{C2} = V_{C3} \\ V_{in} = V_c = V_L \end{cases}$$
(1)

During switch S-on period, the inductor current i_{L_1} is increased linearly and voltage cross inductor is equal V_{in} , and also, the current inductor is decreased linearly during switch off period. With applying volt-second balance, the voltage across L₁ during off period is,

$$[V_{L_{1-off}} = -\frac{D}{1-D}V_{in}$$
(2)

Mode II: [DT, T] during this periodic, the switch S is off, the reactive switching (L_1, C_1, L_2, C_2) are discharged in series respectively. Moreover, the diodes $(D_1, D_2 \& D_3)$ are reversed biased, and D_o is forward biased as shown in Fig. 1(c). By applied KVL, the voltage across inductor L_2 is,

$$V_{L} = \frac{4V_{in} - V_{O}}{5}$$
(3)



Fig. 1: Proposed converter, (a) proposed circuit (b) path of charge during switch S-on (c) path of discharge during switch S-off (d) equivalent circuit during DCM.

With the volt-second balance principle for inductor L_2 ,

$$\int_{0}^{DT_{S}} V_{in} dt + \int_{DT_{S}}^{T_{S}} \frac{4V_{in} - V_{O}}{5} = 0$$
 (4)

By combining the equations (2) & (4), the output voltage of proposed converter is,

$$V_o = \frac{4+D}{1-D} V_{in} \tag{5}$$

The DC voltage gain ratio of a proposed conversion in CCM, G_{CCM} is, - -

$$G_{CCM} = \frac{V_o}{V_{in}} = \frac{4+D}{1-D}$$
 (6)



Fig. 2: Voltage transfer gain vs D

The curve of dc gain voltage against conduction duty cycle is shown in Fig. 2 Since considering all passive element and semiconductors device are ideal, therefore $p_o = p_{in}$ and the input current is.

$$I_{in} = \frac{4+D}{1-D}I_o = \frac{4+D}{1-D}\frac{V_o}{R}$$
(7)

During switch on period, the charge of output capacitor C_o is decreased and increased during the switch-off period. Therefore, the charge across Co during each switching cycle in steady state is,

$$Q_{C_{O+}} = I_o DT \& Q_{C_{o-}} = I_{C_{o-off}} (1-D)T$$
(8)

With each switching cycle $Q_{C_{O+}} = Q_{C_{O-}}$, therefore, the current of a capacitor during off period is,

$$I_{C_{O-off}} = \frac{D}{1-D}I_o \tag{9}$$

The current of a diode D_o during switching off period is,

$$I_{D_{o-off}} = I_{C_{o-off}} + I_o = \frac{1}{1-D}I_o$$
(10)

Also, the current of inductors and capacitors during off period are,

$$I_L = I_{C_{-off}} = I_{D_{o-off}} = \frac{1}{1 - D} I_o$$
(11)

The charge of capacitor C1 is increased during on period and decreased during off period, therefore, in each switching cycle $Q_{C_{1+}} = Q_{C_{1-}}$ and thereby, the current of capacitor during on period is,

$$I_{C_{1-on}} = \frac{1-D}{D} I_{C_{1-off}} = \frac{1}{D} I_o$$
(12)

Analogously, the current of a capacitor C₂ during on period is,

$$I_{C_{2-on}} = \frac{1-D}{D} I_{C_{2-off}} = \frac{1}{D} I_o = I_{C_{-on}}$$
(13)

Since the peak-to-peak current of inductors $(i_{L1}\&i_{L2})$ during on period $\Delta i_{L_1} = \frac{V_{in}DT}{L_1}$ and $\Delta i_{L_2} = \frac{V_{in}DT}{L_2}$. Therefore, the variation ratio of $(i_{L1}\&i_{L2})$ are,

$$\xi_{L_1} = \frac{\frac{\Delta i_{L_1}}{2}}{I_{L_1}} = \frac{(1-D)D}{2G_{CCM}} \cdot \frac{R}{fL_1}$$
(14)

$$\xi_{L_2} = \frac{\frac{\Delta i_{L_2}}{2}}{I_{L_2}} = \frac{(1-D)D}{2G_{CCM}} \cdot \frac{R}{fL_2}$$
(15)

And similarly for all inductors.

The current variation of diode i_{D_Q} in off stage is equal to Δi_{L_5} and the current variation equal to $\frac{V_{in}DT}{L_5}$. Therefore, the variation ratio of i_{D_o} is,

$$\xi_{D_o} = \frac{\frac{\Delta i_{L5}}{2}}{I_{D_O-off}} = \frac{(1-D)D}{2G_{CCM}} \cdot \frac{R}{fL_5}$$
(16)

The peak-to-peak voltage of the output capacitor Δv_o is equal to $\frac{\Delta Q}{C_o}$ and $\Delta Q = DTI_o$. Therefore, the variation of voltage v_o is,

$$\varepsilon_{v_o} = \frac{\frac{\Delta v_o}{2}}{v_o} = \frac{D}{2fR \ C_o} \tag{17}$$

Analysis of Proposed Converter in DCM

During switch off period, when the inductor fully discharged and the current of the diode will decrease to zero due to change in load and switching frequency, the converter will operate at DCM as shown in Fig. 3(b). In this case, only the output capacitor Co discharge to the load as shown in Fig. 1(b). Therefore, the condition for DCM is $\xi_{D_o} \geq 1$. Therefore,

$$\frac{(1-D)\,D}{2G_{CCM}}.Z_n \ge 1\tag{18}$$

Where Z_n is normalized load $\frac{R}{fL_5}$ The graph of the boundary curve against the normalized load $\frac{R}{T}$ is shown in Fig. 4. The converter will operate at the boundary $\frac{1}{fL_5}$ is shown in Fig. 7. The contract i_{D_0} decrease to zero of CCM and DCM if the current of the diode i_{D_0} decrease to zero at t=T as shown in Fig. 3(b), Therefore, the boundary between CCM and DCM can be written as

$$Z_{n-boundary} = \frac{2G_{CCM}}{(1-D)D}$$
(19)

The converter will operate at DCM if $Z_n > Z_{n-boundary}$. under condition of the DCM, i_{D_o} decrease to zero at $t=t_1=[D+m(1-D)]T$ where:

$$DT < t_1 < T \text{ and } 0 < m < 1$$
 (20)

Where m is the current filling efficiency [10] for lift converter circuit and defined as

$$m = \frac{t_1 - DT}{(1 - D)T}$$
(21)

In DCM of operation, During switch S-on period, the inductor current i_{L_1} is increased linearly and voltage cross inductor is equal V_{in} and also, the current of inductor is decreased linearly during switch off period from DT to (1-D) mT. With applying volt-second balance, the voltage across L1 during off period is,

$$V_{L-off} = -\frac{D}{(1-D)\,m} V_{in}$$
(22)

Similarly, in CCM the inductor current i_{L_2} increased linearly during on period and charge by Vin and also decreased linearly during off period from DT to (1-D) mT and the corresponding voltage across L₂ is

$$V_L = V_{in} - 5V_{L_{-off}} + V_{C_1} + V_{C_2} + V_{C_3} - V_o$$
(23)

Thus, by applying volt-second balance, we get







Fig. 4: The boundary between CCM and DCM

$$V_{in}DT + \left(V_{in} - 5V_{L_{1-off}} + V_{C_1} + V_{C_2} + V_{C_3} - V_o\right)$$

$$(1-D) mT = 0 \quad (24)$$

During switching off period the transferred charges of inductor $L_{\rm 5}$ is equal to

$$\frac{V_o}{R}T = mT \ (1-D) \frac{DT \ V_{in}}{2L_5}$$

$$\tag{25}$$

Finally, substituting (25) into (24) in order to obtain the conversion ratio of the proposed circuit in DCM as follows:

$$G_{DCM} = \frac{V_o}{V_{in}} = 2 + \sqrt{4 + 5D^2 Z_n/2}$$
(26)

Voltage Stress on Switching Devices

$$\begin{cases}
V_{D_1} = V_o - 5V_{in} \\
V_{D_2} = V_o - 7V_{in} \\
V_{D_3} = V_o - 7V_{in} \\
V_{D_4} = V_o - 5V_{in} \\
V_{D_5} = V_o - V_{in} \\
V_{D_6} = V_o - 7V_{in} \\
V_{D_7} = V_o - 7V_{in} \\
V_{D_o} = V_o - V_{in} \\
V_s = V_o - V_{in}
\end{cases}$$
(27)

Capacitors and Inductance Design

In order to more reduction of the voltage stress on switches and diodes, both inductor values are chosen with equal values. The inductor values can be calculated by considering the switching frequency (f_s) and inductor ripple current (ΔI_L) as,

$$L_1 = L_2 = L_3 = L_4 = L_5 = \frac{DV_{in}}{\Delta I_L f_s}$$
(28)

analogously, the design of the capacitor depends on switching frequency (f_s) and ripple voltage in capacitors (ΔV_C) . The output capacitor can be designed from equation (17) as,

$$C_o = \frac{D}{2fR \,\varepsilon_{v_o}} \tag{29}$$

The values of switching capacitors can be calculated as,

$$C_1 = C_2 = C_3 = \frac{\Delta Q}{\Delta V_{C1}} = \frac{I_{in}(1-D)}{2f_s \Delta V_{C1}}$$
(30)

By substitute equation (7) in equation (32) and considering the converter is lossless, the values of capacitors can find out as,

$$C_1 = C_2 = C_3 = \frac{(4+D)V_o}{2Rf_s\Delta V_{C1}}$$
(31)

Where $\Delta V_{C1} = \Delta V_{C2} = \Delta V_{C3}$.

3. SIMULATION AND EXPERIMENTATION RESULTS

In this section, in order to confirm the theoretical analysis of the proposed transformerless step-up converter, the simulation software Matlab/Simulink is applied to the proposed circuit. Also, the prototype circuit was built in the laboratory of power electronics. The proposed converter is implemented in CCM mode as follow:

3.1. CCM

The specification of proposed circuit and components in simulation and hardware are selected as, V_{in} =24V, R=668 Ω , $L_1 = L_2 = L_3 = L_4 = L_5 = 0.667mH$, $C_1 = C_2 = C_3 = C_o = 100\mu F$, $f_s = 20kHz$, and D=0.5. Moreover, MOSFET IRFP460N (40A,600V) is selected for S₁, and ultrafast diode (MUR4060pt) (40A,600V) for all diodes. To calculate the boundary of normalized load and normalized load, we use equations (18) and (19), the $Z_{n-boundary}|_{D=0.5} = 72$ and Z_n =49.851, which means the above parameters are appropriated for CCM mode operation. To evaluate the theoretical output voltage V_o and inductors currents $I_{L_1} = I_{L_2}$, we use equations (5) and (11). The output voltage V_o=216V, I_o=0.323A and IL=0.64671A, respectively. The TLP350 is used as drive circuit for active switch. The control voltage based Pulse width modulation (PWM) is used for drive the proposed converter.

The simulation results of output voltage and output current are demonstrated in figures 7 & 8. It can be seen from these figures, the simulation results are matching to the theoretical results and also the experimental output voltage is also matching with the theoretical and simulation results Vo=216V as depicted in Fig. 9 at conduction duty cycle (D=0.5) as shown in Fig. 6. The efficiency of proposed converter up to 97.4%. According to the (1), the voltage across each inductor equal to Vin which investigating in the experimental results as shown in figures 10 & 11. The voltage across the three boost capacitors are illustrated in figures 12 & 13. It can be observed from these figures; the output waveforms are same the theoretical calculation according to the (1) $V_{in}=V_C=24V$.



Fig. 5: prototype circuit of proposed converter.

The voltage stress across the output diode and diode (5) that indicated the proposed circuit (see figure (1)) is equal according to the equations (28). Figures 14 & 15 indicated the output voltage across the diodes and investigating the equations.

Finally, the voltage stress of active switch is illustrating in Fig. 16. The simulation results prove that the proposed converter is robustness and it has high efficiency.







Fig. 7: Simulation output voltage of proposed converter



Fig. 8: Simulation output current of proposed converter



Fig. 9: Experimental output voltage of proposed

4. CONCLUSION

In this paper, a novel non-isolated high-up DC-DC converter is suggested. The suggested converter's design and operation are straightforward. With a low duty cycle, it can produce a significant



Fig. 10: Inductor voltages V_{L1}, V_{L2}, V_{L3}



Fig. 11: Inductor voltages V_{L4} , VL_5



Fig. 12: Capacitor voltage V_{C1}



Fig. 13: Capacitor voltage V_{C2}

DC gain. According to theoretical studies, the proposed circuit has a low voltage stress on the active switch and can be selected to employ active switches with low voltage ratings and low impedance levels. The steady-state analysis of voltage gains as well as the border operating state are thoroughly investigated. Finally, a laboratory prototype circuit of the suggested circuit was built to demonstrate the theoretical analysis. The outcomes of the experiments demonstrate that a higher step increase is possible. The suggested converter has a 97.4% efficiency.



Fig. 14: Output diode voltage Vd5



Fig. 15: Output diode voltage V_{do}



Fig. 16: Output switch voltage V_S

REFERENCES

- N. Tewari, V. T. Sreedevi, "A novel single switch dc-dc converter with high voltage gain capability for solar PV based power generation systems", *Sol. Energy*, vol. 3, pp. 466-477, 2018.
- [2] F. M. Shahir, E. Babaei, M. Farsadi, "Extended topology for a boost dc–dc converter", *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2375-2384, 2019.
- [3] E. Babaei et al., "Extendable Nonisolated High Gain DC–DC Converter Based on Active–Passive Inductor Cells," *IEEE Trans. Ind. Electron.*, vol. 65, no. 12, pp. 9478-9487, 2018.
- [4] B. Axelrod, Y. Berkovich, A. Ioinovici, "Switched-Capacitor/Switched-Inductor Structures for Getting Transformerless Hybrid DC–DC PWM Converters", *EEE Trans. Circuits Syst. I Regul. Pap.*, vol. 55, no. 2, pp. 687-696, 2008.
- [5] M. Zhu, T. Wang, F. L. Luo, "Analysis of voltage-lift-type boost converters", *In 2012 7th IEEE Conf. Ind. Electron. Applica. (ICIEA)*, pp. 214-219, 2012.
- [6] K. Li, Y. Hu, A. Ioinovici, "Generation of the Large DC Gain Step-Up Nonisolated Converters in Conjunction With Renewable Energy Sources Starting From a Proposed Geometric Structure", *IEEE Trans. Power Electro.*, vol. 32, no. 7, pp. 5323-5340, 2017.
- [7] B. Axelrod, Y. Berkovich, A. Ioinovici, "Transformerless DC-DC converters with a very high DC line-to-load voltage

ratio", J. Circuits, Syst., Computers. vol. 13, no. 3, pp. 467-75, 2004.

- [8] F. L. Luo, H. Ye, "Positive output super-lift converters", *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 105-113, 2003.
- [9] K. Li, Y. Hu, A. Ioinovici, "A new switching cell for a family of large DC gain non-isolated converters", *IECON 2015-41st Annual Conf. IEEE Ind. Electron. Society*, pp. 000719-000724, 2015.
- [10] M. Zhu, F. L. Luo, Y. He, "Remaining Inductor Current Phenomena of Complex DC–DC Converters in Discontinuous Conduction Mode: General Concepts and Case Study", *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 1014-1019, 2008.
- [11] M. Chen et al., "Hybrid switched-capacitor quadratic boost converters with very high DC gain and low voltage stress on their semiconductor devices", 2016 IEEE Energy Convers. Cong. Exposition (ECCE), pp. 1-8, 2016.
- [12] L. Yang, T. Liang, J. Chen, "Transformerless DC–DC Converters With High Step-Up Voltage Gain", *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3144-3152, 2009.
- [13] K. I. Hwu, C. F. Chuang, W. C. Tu, "High Voltage-Boosting Converters Based on Bootstrap Capacitors and Boost Inductors", *IEEE Trans. Ind. Electron.*, vol. 60, no. 6, pp. 2178-2193, 2013.
- [14] Y. Berkovich et al., "Improved Luo converter modifications with increasing voltage ratio", *IET Power Electron.*, vol. 8, no. 2, pp. 202-212, 2015.
- [15] Y. Jiao, F. L. Luo, B. K. Bose, "Voltage-lift split-inductor-type boost converters", *IET Power Electron.*, vol. 4, no. 4, pp. 353-362, 2011.
- [16] A. Kuma, P. Sensarma, "Ripple-Free Input Current High Voltage Gain DC–DC Converters With Coupled Inductors", *IEEE Trans. Power Electron.*, vol. 34, no. 4, pp. 3418-3428, 2019.
- [17] S. Lee, H. Do, "Zero-Ripple Input-Current High-Step-Up Boost-SEPIC DC-DC Converter With Reduced Switch-Voltage

Stress", IEEE Trans. Power Electron., vol. 32, no. 8, pp. 6170-6177, 2017.

- [18] B. Sri Revathi, P. Mahalingam, "Non-isolated high gain DC–DC converter with low device stress and input current ripple", *IET Power Electron.*, vol. 11, no. 15, pp. 2553-2562, 2018.
- [19] H. Maheri et al., "High Step-Up DC–DC Converter With Minimum Output Voltage Ripple," *IEEE Trans. Ind. Electron.*, vol. 64, no. 5, pp. 3568-3575, 2017.
- [20] F. Luo, H. Ye, "Essential DC/DC Converters. CRC Press, 2018.
- [21] F. L. Luo, "Luo-Converters, a series of new DC-DC stepup (boost) conversion circuits", Proc. 2st Int. Conf. Power Electron. Drive Syst., vol. 2, pp. 882-888, 1997.
- [22] F. M. Shahir, E. Babaei, M. Farsadi, "Analysis and design of voltage-lift technique-based non-isolated boost dc-dc converter", *IET Power Electron.*, vol. 11, no. 6, pp. 1083-1091, 2018.
- [23] K. I. Hwu, C. F. Chuang, W. C. Tu, "High Voltage-Boosting Converters Based on Bootstrap Capacitors and Boost Inductors", *IEEE Trans. Ind. Electron.*, vol. 60, no. 6, pp. 2178-2193, 2013.
- [24] Y. Berkovich et al., "Improved Luo converter modifications with increasing voltage ratio", *IET Power Electron.*, vol. 8, no. 2, pp. 202-212, 2015.
- [25] F.M. Shahir et al., "A new dc-dc converter based on voltage lift technique", *Int. Trans. Elec. Energy Syst. (ETEP)*, vol. 26, pp. 1260-1286, 2016.
- [26] H. M. Maheri et al., "High Step-Up DC–DC Converter With Minimum Output Voltage Ripple", *IEEE Trans. Ind. Electron.*, vol. 64, no. 5, pp. 3568-3575, 2017.
- [27] L. Yang, T. Liang, J. Chen, "Transformerless DC–DC Converters With High Step-Up Voltage Gain", *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3144-3152, 2009.