# An Interleaved Configuration of Modified KY Converter with High Conversion Ratio for Renewable Energy Applications; Design, Analysis and Implementation 

M. Eskandarpour Azizkandi, F. Sedaghati ${ }^{*}$, H. Shayeghi<br>Department of Electrical Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.


#### Abstract

In this paper, a new high efficiency, high step-up, non-isolated, interleaved DC-DC converter for renewable energy applications is presented. In the suggested topology, two modified step-up KY converters are interleaved to obtain a high conversion ratio without the use of coupled inductors. In comparison with the conventional interleaved DC-DC converters such as boost, buck-boost, SEPIC, ZETA and CUK, the presented converter has higher voltage gain that is obtained with a suitable duty cycle. Despite the high voltage gain of the proposed converter, the voltage stress of the power switches and diodes is low. Therefore, switches with low conduction losses can be applied to improve the converter efficiency. Moreover, due to utilization of interleaving techniques, the input current ripple is low which makes the suggested converter a good candidate for renewable energy applications such as PV power system. Operation principle and steady-state analysis of the proposed converter in continuous conduction mode (CCM) and discontinuous conduction mode (DCM) are discussed in detail. Also, theoretical efficiency of the proposed converter is calculated. Finally, in order to evaluate the proposed converter operation by a renewable energy source such as a PV, the simulation results are presented. Moreover, a 220 W prototype of the presented DC-DC converter is designed and implemented in the laboratory to verify its performance.


Keyword: DC-DC converter, KY converter, Interleaved, High voltage gain, Low voltage stress.

## 1. INTRODUCTION

Renewable energy sources such as photovoltaic (PV), wind power and fuel cell (FC) are being extensively used for power generation due to the shortage of fossil fuels and environmental pollution concerns. PV power system is one of the most available and popular renewable energy sources, which are used in industrial applications. PV has important advantages such as accessibility, noise-free operation, lack of actuators and mechanical, environmentally friendly and noncontamination. Generally, the output voltage of the PV panel is not large enough for connecting to the utility grid also, their output voltage is variable, which depends on radiation and temperature. Some methods have been proposed to increase PV voltage level such as the series connection of panels. However, due to shading and panel mismatch, maximum power point tracking (MPPT) is not achieved which reduces the system

## Received: 09 Nov. 2018

Revised: 24 Feb. 2019
Accepted: 26 Mar. 2019
*Corresponding author:
E-mail: farzad.sedaghati @uma.ac.ir
Digital object identifier: 10.22098/joape.2019.5451.1409
Research Paper
© 2019 University of Mohaghegh Ardabili. All rights reserved.
efficiency. To solve these problems, a step-up DC-DC converter is required [1-3]. Fig. 1 shows the general structure of the PV power system, which includes a DCDC converter to step up the PV generated voltage, and an inverter to deliver power to the grid [2]. Moreover, in order to track the maximum power point in PV systems, the input current of the DC-DC converter should be continuous with low ripple [4].

Several DC-DC converters with high voltage gain have been introduced in the literature survey for PV power application. Due to operational limitations and parasitic elements, the voltage gain of conventional boost, buck-boost, SEPIC, ZETA and CUK can't be too high. Moreover, in these converters, the voltage stress of switches and diodes are equal to the output voltage which increases the switches costs for applications with high output voltage [5, 6]. High voltage gain can be achieved by using coupled inductors in DC-DC converters [7-10]. These types of converters can provide a high voltage gain by using a proper turn ratio of the coupled inductor. However, in these converters, the efficiency is reduced due to losses associated with leakage inductance and high switching frequency in the transformer. Also, using a higher turn ratio to achieve a higher voltage gain causes higher EMI noise and power losses.


Fig. 1. General structure of a photovoltaic power system.
Furthermore, in these converters, the input current ripple is high, especially when the turn ratio of the coupled inductor is increased [11, 12].

Among various types of high step-up DC-DC converters, non-isolated converters have received significant attention due to their relatively lower size, losses, and cost [13-16]. In [17-23] voltage-boosting converters are proposed, named KY converters. In these converters, the voltage of switches is lower than the output voltage and the output voltage ripple is low. Also, these converters are very suitable for supplying power to devices that must operate under low-noise conditions. Besides, unlike the conventional boost converter, KY converter offers very fast transient load response, similar to the buck converter behavior. Also, the output current is non-pulsating in these converters. However, the voltage gain of these converters is still low which can be enhanced.

Recently, some novel structures of high step-up interleaved DC-DC converters are presented in [24-29]. This paper proposes a new high step-up interleaved DCDC converter that is composed of two modified KY converters, in order to increase conversion voltage gain. The voltage conversion ratio of the proposed converter is higher than the interleaved configuration of conventional DC-DC converters such as boost, ZETA, CUK and SEPIC converters. The overall features of the proposed interleaved DC-DC converter are; high voltage conversion ratio, high conversion efficiency, low voltage stress of semiconductors, low ripple in the input current, low conduction and switching losses.

The remainder of this paper is organized as follows. Configuration and operation principle of the proposed converter are studied in Section 2. Steady state analysis of the converter operations in continuous conduction mode (CCM) and discontinuous conduction mode (DCM) are given in Section 3. In Section 4, design guidelines of the proposed converter are presented. Section 5 is devoted to calculation of theoretical efficiency for the suggested converter. In Section 6, comparison of the proposed converter with some similar
step-up DC-DC converters is performed. Section 7 presents simulation results of the proposed converter operation by a PV source and the experimental measurement results of laboratory prototype of the proposed converter in CCM and DCM operation. As a final point, Section 8 concludes the paper.

## 2. CONFIGURATION AND OPERATION PRINCIPLE OF PROPOSED DC-DC CONVERTER

Fig. 2(a) indicates a step up non-isolated interleaved double dual boost converter that is presented in [29]. The voltage gain of this converter is not high enough and equals to $(1+D) /(1-D)$. Moreover, configuration of modified step-up KY converter is shown in Fig. 2(a). In this converter, the voltage of switches is lower than the output voltage, and the output voltage ripple is low. Also, the output current is non-pulsating in this converter. According to this figure, the voltage gain of this converter is obtained as follows:
$M=\frac{1+D}{1-D}$
It is obvious that the voltage gain of this converter is not high enough for some practical applications. The configuration of proposed DC-DC converter is obtained by interleaving two modified step-up KY converters to achieve a high voltage gain. As shown in Fig. 2(b), the proposed converter, named as interleaved modified KY converter, consists of two power switches $S_{1}$ and $S_{2}$ along with anti diodes, four diodes $D_{1}, D_{2}, D_{3}$ and $D_{4}$, four capacitors $C_{1}, C_{2}, C_{3}$ and $C_{4}$ which are large enough to keep the voltage across itself constant, four inductors $L_{1}, L_{2}, L_{3}$ and $L_{4}$, and two output capacitors $C_{O 1}$ and $C_{O 2}$. In the equivalent circuit, the input and output voltages are indicated by $V_{i n}$ and $V_{O}$, and the input and output currents are represented by $I_{i n}$ and $I_{O}$, respectively. The switching frequency and switching period are represented by $f_{S}$ and $T_{S}$, and duty cycle is denoted by $D$. The voltages across capacitors $C_{1}, C_{2}, C_{3}$, $C_{4}, C_{O 1}$ and $C_{O 2}$ are signified by $V_{C 1}, V_{C 2}, V_{C 3}, V_{C 4}, V_{C O 1}$ and $V_{C O 2}$, the voltages across diodes $D_{1}, D_{2}, D_{3}$ and $D_{4}$ are indicated by $V_{D 1}, V_{D 2}, V_{D 3}$ and $V_{D 4}$, and the voltage across inductors $L_{1}, L_{2}, L_{3}$ and $L_{4}$ are denoted by $V_{L 1}$, $V_{L 2}, V_{L 3}$ and $V_{L 4}$, respectively.

The suggested DC-DC converter can be operated in both continuous conduction mode (CCM) and discontinuous conduction mode (DCM) which are analyzed in the following. In order to simplify the analysis, the following assumptions are considered:

1) The value of input voltage, $V_{i n}$, is constant.
2) All capacitors are large enough as the voltages across
them are constant in one switching period.

(a)

(b)

(c)

Fig. 2. (a) Base version of proposed interleaved double dual boost converter in [29], (b) Structure of modified step up KY converter, and (c) proposed interleaved DC-DC converter power circuit.
3) All components are ideal and all parasitic parameters are ignored.

### 2.1. Continuous conduction mode (CCM) operation

Following discussion is confined to CCM operation of proposed DC-DC converter in one switching period. The CCM can be divided into two operation modes. Key waveforms of the converter operation in CCM are illustrated in Fig. 3, and the corresponding equivalent circuits are shown in Fig. 4. Analysis of the converter operation in CCM is given in the following.
Mode $1\left[t_{0}, t_{1}\right]$ : At the beginning of first mode, both
power switches $S_{1}$ and $S_{2}$ are turned on, and diodes $D_{1-}$


Fig. 3. Key waveforms of proposed converter operation in CCM.
$D_{4}$ are in off-state (blocked). The current flow path of this mode is indicated in Fig. 4(a). According to Fig.3, the current of inductors $L_{1}-L_{4}$ are linearly increased with the input voltage ( $V_{i n}$ ). During this time interval, the capacitors $C_{1}$ and $C_{3}$ are charged and the capacitors $C_{2}$, $C_{4}, C_{O 1}$ and $C_{O 2}$ are discharged. Moreover, the energy of output capacitors $C_{O 1}$ and $C_{O 2}$ transferred to the output load and supplied it. This mode ends when both power switches turned off at $t=t_{1}$. During the first mode, the voltages across the inductors $L_{1}-L_{4}$ are derived, as follow:
$V_{L 1(\bmod e 1)}=V_{L 3(\bmod e 1)}=V_{\text {in }}$
$V_{L 2(\operatorname{mode} \operatorname{l})}=V_{C 2}-V_{C 1}$
$V_{L 4(\operatorname{mode} \operatorname{l})}=V_{C 4}-V_{C 3}$
Mode 2 [ $\left.\boldsymbol{t}_{1}, \boldsymbol{t}_{2}\right]$ : During the second mode, power switches $S_{1}$ and $S_{2}$ are turned off, and diodes $D_{1}-D_{4}$ starts conducting as shown in Fig. 4(b). The stored energies in inductors $L_{1}-L_{4}$ are decreased and their current is declined linearly to their minimum value. Moreover, the capacitors $C_{2}$ and $C_{4}$ are charged in this
time transition. The output capacitors $C_{O 1}$ and $C_{O 2}$ and

(a)

(b)

Fig. 4. Current flow path of operating modes during one switching period in CCM operation, (a) Mode 1, and (b) Mode 2.
load, $R_{O}$, are supplied from the capacitors $C_{1}$ and $C_{4}$ and input source $V_{i n}$ through diodes $D_{2}$ and $D_{4}$, respectively. This mode of operation finishes when both switches $S_{1}$ and $S_{2}$ are turned on at the next switching period. Also, the voltages across inductors $L_{1}-L_{4}$ during the second mode are determined, as follow:
$V_{L 1(\operatorname{mode} 2)}=V_{\text {in }}-V_{C 2}$
$V_{L 2(\bmod e 2)}=-V_{C 1}$
$V_{L 3(\operatorname{mode} 2)}=V_{\text {in }}-V_{C 4}$
$V_{L 4(\bmod e 2)}=-V_{C 3}$

### 2.1. Discontinuous conduction mode (DCM) operation

The key waveforms of proposed converter operation in DCM are shown in Fig. 5. There are three main modes during one switching cycle in DCM operation. The first mode operation in DCM is the same as the first mode in CCM. In the second mode, the current of the diodes are decreased, and in the third mode, the diode's $D_{1}-D_{4}$ currents are zero and so, diodes and switches turn off. The equivalent circuit of the third mode at DCM operation is shown in Fig. 6. In the third mode, the inductors $L_{1}-L_{4}$ currents are constant. Therefore, the voltages of the inductors are equal to zero.

## 3. STEADY-STATE ANALYSIS OF PROPOSED CONVERTER

### 3.1. CCM operation

In order to simplify the analysis, power losses of the switching devices are not considered. By applying volt-
sec balance law on the inductors $L_{1}-L_{4}$ and using (2)-


Fig. 5. Key waveforms of proposed converter operation in DCM.


Fig. 6. Current flow path of proposed converter in third mode in DCM operation.
(8), we have:

$$
\begin{align*}
\left\langle V_{L 1}\right\rangle= & \int_{0}^{D T_{s}}\left(V_{L 1}\right) d t+\int_{D T_{s}}^{T_{s}}\left(V_{L 1}\right) d t= \\
& =\int_{0}^{D T_{s}}\left(V_{i n}\right) d t+\int_{D T_{s}}^{T_{s}}\left(V_{i n}-V_{C 2}\right) d t=0  \tag{9}\\
\left\langle V_{L 2}\right\rangle= & \int_{0}^{D T_{s}}\left(V_{L 2}\right) d t+\int_{D T_{s}}^{T_{s}}\left(V_{L 2}\right) d t= \\
& =\int_{0}^{D T_{s}}\left(V_{C 2}-V_{C 1}\right) d t+\int_{D T_{s}}^{T_{s}}\left(-V_{C 1}\right) d t=0 \tag{10}
\end{align*}
$$

$$
\begin{align*}
\left\langle V_{L 3}\right\rangle= & \int_{0}^{D T_{s}}\left(V_{L 3}\right) d t+\int_{D T_{s}}^{T_{s}}\left(V_{L 3}\right) d t= \\
& =\int_{0}^{D T_{s}} V_{i n} d t+\int_{D T_{s}}^{T_{s}}\left(V_{i n}-V_{C 4}\right) d t=0  \tag{11}\\
\left\langle V_{L 4}\right\rangle= & \int_{0}^{D T_{s}}\left(V_{L 4}\right) d t+\int_{D T_{s}}^{T_{s}}\left(V_{L 4}\right) d t= \\
& =\int_{0}^{D T_{s}}\left(V_{C 4}-V_{C 3}\right) d t+\int_{D T_{s}}^{T_{s}}\left(-V_{C 3}\right) d t=0 \tag{12}
\end{align*}
$$

By applying KVL in mode 1, the output voltage is achieved as follows:
$V_{O}=V_{C O 1}-V_{i n}+V_{C O 2}$
In mode 2, according to Fig. 4(b), the following equations are derived:

$$
\begin{align*}
& V_{C O 1}=V_{C 1}+V_{C 2}  \tag{14}\\
& V_{C O 2}=V_{C 4}+V_{C 3} \tag{15}
\end{align*}
$$

By using (9) and (10), the voltages across capacitors $C_{1}$ and $C_{2}$ are achieved as follow:
$V_{C 1}=\frac{D}{1-D} V_{\text {in }}$
$V_{C 2}=\frac{1}{1-D} V_{\text {in }}$
Also, by using (11) and (12), the voltages across capacitors $C_{3}$ and $C_{4}$ are obtained as given in (18) and (19).
$V_{C 3}=\frac{D}{1-D} V_{\text {in }}$
$V_{C 4}=\frac{1}{1-D} V_{i n}$
By substituting (16) and (17) into (18), the voltage across capacitor $C_{O 1}$ is determined, as follows:
$V_{C O 1}=\frac{D+1}{(1-D)} V_{\text {in }}$
Also, by substituting (18) and (19) into (15), the voltage across capacitor $C_{O 2}$ is equal to (21).
$V_{\mathrm{CO} 2}=\frac{D+1}{(1-D)} V_{\text {in }}$
From (13), (20) and (21), voltage gain of proposed converter in CCM, $M_{C C M}$, is calculated as follows:
$M_{C C M}=\frac{V_{O}}{V_{\text {in }}}=\frac{1+3 D}{1-D}$

### 3.2. Calculation of currents

Current of inductors $L_{1}$ and $L_{2}, I_{L 1}$, and $I_{L 2} \square$, and capacitors $C_{1}, C_{2}$ and $C_{O 1}, I_{C 1_{(o n)}}, I_{C 2_{(o n)}}$ and $I_{C O 1_{(o n)}}$ , during switch on period (Mode1), are derived as follow:

$$
\begin{equation*}
I_{C 1_{(o n)}}=I_{L 2} \tag{23}
\end{equation*}
$$

$$
\begin{align*}
& I_{C 2_{(o n)}}=-I_{C 1_{(o n)}}=-I_{L 2}  \tag{24}\\
& I_{C O 1_{(o n)}}=-I_{O} \tag{25}
\end{align*}
$$

The average of currents flow through the capacitors $C_{1}$, $C_{2}$ and $C_{O 1}, I_{C 1_{(\text {off })}}, I_{C 2_{(o f f)}}$ and $I_{C O 1_{(\text {off })}}$, during switch off period (Mode2), are achieved by using the following equations:
$I_{C 1_{(\text {off })}}=I_{L 2}-I_{C O 1_{(\text {off })}}-I_{O}=I_{L 2}+I_{C 2_{(\text {off })}}-I_{L 1}$
$I_{C 2_{\text {(off })}}=I_{L 1}+I_{C 1_{(\text {off })}}-I_{L 2}=I_{L 1}-I_{C O 1_{(\text {off })}}+I_{O}$
$I_{C O 1_{(\text {off })}}=I_{L 2}-I_{C 1_{(\text {off })}}-I_{O}$
By applying KCL on the capacitors $C_{1}, C_{2}$ and $C_{O 1}$, the following equations are expressed:
$\int_{0}^{D T_{s}}\left(I_{\left.C 1_{(o n)}\right)}\right) d t+\int_{D T_{s}}^{T_{s}}\left(I_{C 1_{(o f f)}}\right) d t=0$
$\int_{0}^{D T_{s}}\left(I_{\left.C 2_{(o n)}\right)}\right) d t+\int_{D T_{s}}^{T_{s}}\left(I_{\left.C 2_{(o f f)}\right)}\right) d t=0$
$\int_{0}^{D T_{s}}\left(I_{\left.C O 1_{(o n)}\right)}\right) d t+\int_{D T_{s}}^{T_{s}}\left(I_{C O 1_{(o f f)}}\right) d t=0$
By substituting (23)-(28) into (29)-(31), the average of currents flow through the capacitor $C_{1}$ and $C_{2}$ during switch off period and the inductors $L_{1}$ and $L_{2}$ are calculated as given in the following:
$I_{C 1_{(o f f)}}=-I_{C 2_{(o f f)}}=-\frac{D}{1-D} I_{O}$
$I_{L 1}=\frac{I_{O}}{(1-D)}-I_{C 1_{(o f f)}}=\frac{1+D}{1-D} I_{O}$
$I_{L 2}=\frac{I_{O}}{1-D}+I_{C 1_{(\text {off ) }}}=I_{O}$
According to Fig. (4), in the second Mode, the currents flow through the inductors $L_{3}$ and $L_{4}, I_{L 3}$ and $I_{L 4}$, are equal to $I_{L 1}$ and $I_{L 2} \square$, respectively; therefore, the following equations are obtained:
$I_{L 3}=\frac{1+D}{1-D} I_{O}$
$I_{L 4}=I_{O}$
The currents flow through the diodes $D_{1}$ and $D_{2}, I_{D 1}$ and $I_{D 2}$, are determined by using the following equations.
$I_{D 1}=I_{L 1}+I_{C 1_{(\text {off ) }}}=\frac{1}{1-D} I_{O}$
$I_{D 1}=I_{L 2}-I_{C 1_{(\text {off })}}=\frac{1}{1-D} I_{O}$
According to Fig. 4, the currents flow through the diodes $D_{3}$ and $D_{4}, I_{D 3}$ and $I_{D 4}$, are equal to $I_{D 1}$ and $I_{D 2} \square$, respectively; thus, the following equation is obtained:
$I_{D 3}=I_{D 4}=\frac{1}{1-D} I_{O}$
And the currents flow through the switches $S_{1}$ and $S_{2}, I_{S 1}$
and $I_{S 2}$, are obtained as given in (40) and (41).
$I_{S 1}=I_{L 1}+I_{L 2}=\frac{2}{1-D} I_{O}$
$I_{S 2}=I_{L 3}+I_{L 4}=\frac{2}{1-D} I_{O}$
By using (2), (3) and (4), the integral form of currents $I_{L 1}-I_{L 4}$ can be written as follow:
$I_{L_{1},}=I_{L_{3}}=\frac{1}{L_{1,3}} \int_{0}^{t}\left(V_{i n}\right) d t+I_{L_{1,3}}(0)$
$I_{L_{2}}=\frac{1}{L_{2}} \int_{0}^{t}\left(V_{C 2}-V_{C 1}\right) d t+I_{L_{2}}(0)$
$I_{L_{4}}=\frac{1}{L_{4}} \int_{0}^{t}\left(V_{C 4}-V_{C 3}\right) d t+I_{L_{4}}(0)$
According to (42)-(44), the currents ripple of inductors, $\Delta I_{L 1}-\Delta I_{L 4}$, are achieved as follow:
$\Delta I_{L_{1}}=\Delta I_{L_{3}}=\frac{D V_{i n}}{L_{1,3} f_{S}}=\frac{D(1-D) V_{O}}{L_{1,3} f_{S}(1+3 D)}$
$\Delta I_{L_{2}}=\Delta I_{L_{4}}=\frac{D V_{\text {in }}}{L_{2,4} f_{S}}=\frac{D(1-D) V_{O}}{L_{2,4} f_{S}(1+3 D)}$

### 3.3. DCM operation

There are three modes in DCM operation. The main waveforms of DCM operation are shown in Fig. 5. Also, the current flow path of the third mode is given in Fig. 6. According to Fig. 4(b) and (37)-(39), the sum of the diodes $D_{1}-D_{4}$ currents can be obtained as follows:
$I_{D 1}+I_{D 2}+I_{D 3}+I_{D 4}=I_{L 1}+I_{L 2}+I_{L 3}+I_{L 4}$
The average of diodes current, $I_{D 1_{(\text {ave })}}, I_{D 2_{(\text {ave })}}$,
$I_{D 3_{(\text {ave })}}$ and $I_{D 4_{(\text {ave })}}$, during the switching period, are derived as follows:
$I_{D 1_{(\text {ave })}}=I_{D 2_{\text {(ave) }}}=I_{D 3_{(\text {ave })}}=I_{D 4_{\text {(ave) }}}=\frac{V_{O}}{R_{O}}$
According to Fig. 5, the sum of the diodes average currents during one switching period is determined as given in (49).
$I_{D 1_{(\text {ave })}}+I_{D 2_{(\text {ave })}}+I_{D 3_{(\text {ave })}}+I_{D 4_{(\text {(ave })}}=\frac{1}{2} D I_{D}^{\text {peak }}$
where $D^{*}$ is the duty cycle in the second mode in DCM operation and $I_{D}^{\text {peak }}$ is the sum of the peak currents of inductors $L_{1}-L_{4}$.
$I_{D}^{\text {peak }}=I_{L 1}^{\text {peak }}+I_{L 2}^{\text {peak }}+I_{L 3}^{\text {peak }}+I_{L 4}^{\text {peak }}=\frac{V_{\text {in }} D T_{S}}{L_{e q}}$
where $\frac{1}{L_{e q}}=\frac{1}{L_{1}}+\frac{1}{L_{2}}+\frac{1}{L_{3}}+\frac{1}{L_{4}}$

By applying volt-sec balance law on inductors $L_{1^{-}}$ $L_{4}$, the switch duty cycle in the second mode in $\mathrm{DCM}, D^{*}$, is expressed as follows:
$D^{*}=\frac{4 D V_{\text {in }}}{V_{O}-V_{\text {in }}}$
Since the voltage gain in DCM operation is $M_{D C M}=\left(V_{O} / V_{i n}\right)$, therefore by using (49), the following equation is obtained:
$D^{*}=\frac{4 D}{M_{D C M}-1}$
By using (47)-(52), the voltage gain in DCM is equal to (53).
$M_{D C M}=\frac{V_{O}}{V_{\text {in }}}=\frac{1+\sqrt{1+\frac{4 D^{2}}{\tau_{L}}}}{2}$
where the parameter $\tau_{L}$ is defined as follows:
$\tau_{L}=\frac{2 L_{e q}}{T_{S} R_{O}}$

### 3.4. BCM operation

When the proposed converter operates in boundary condition mode (BCM), the voltage gain of CCM operation, $M_{C C M}$, is equal to the voltage gain of DCM operation, $M_{\text {DCM }}$. Boundary normalized inductor time constant, $\tau_{b}$, is derived from (22) and (53), as determined in (55):
$\tau_{b}=\frac{D(1-D)^{2}}{2(1+3 D)}$
Variations of $\tau_{b}$ versus duty cycle are illustrated in Fig. 7. If $\tau_{L}$ is larger than $\tau_{b}$, the proposed converter operates in CCM.

## 4. DESIGN PROCEDURE OF PROPOSED CONVERTER

### 4.1. Voltage stress analysis

In order to choose proper semiconductor devices for a converter, their voltage stress should be considered. According to operation principle of the proposed converter, the voltage stress on power switches can be achieved as follow:
$V_{\text {stress }-S_{1}}=V_{\text {stress }-S_{2}}=\frac{1}{1-D} V_{\text {in }}$
Also, the voltage stress of diodes $D_{1}-D_{4}$ is calculated as follow:
$V_{\text {stress }-D_{1}}=-V_{C_{2}}=-\frac{1}{1-D} V_{\text {in }}$

$$
\begin{align*}
& V_{\text {stress }-D_{2}}=V_{C_{1}}-V_{C_{O}}=-\frac{1}{1-D} V_{\text {in }}  \tag{58}\\
& V_{\text {stress }-D_{3}}=-V_{C_{4}}=-\frac{1}{1-D} V_{\text {in }}  \tag{59}\\
& V_{\text {stress }-D_{4}}=-V_{C_{O 2}}+V_{C_{3}}=-\frac{1}{1-D} V_{\text {in }}
\end{align*}
$$

Therefore, one of the main merits of the proposed


Fig. 7. Boundary normalized inductor time constant versus duty cycle.
converter is that the voltage stress of switches and diodes are less than the output voltage.

### 4.2. Inductors design

To corroborate that the converter always operates in CCM, the required inductance values is obtained as given in (61).
$I_{L} \geq \frac{\Delta I_{L}}{2}$
According to (33) and (45), the minimum values of inductors $L_{1}$ and $L_{3}$ to operate in CCM are derived as follow:
$\frac{(1+D) I_{O}}{(1-D)} \geq \frac{D(1-D) V_{O}}{2(1+3 D) L_{1,3} f_{S}}$
$L_{1}=L_{3} \geq \frac{D(1-D)^{2} V_{O}}{2(1+D)(1+3 D) f_{S} I_{O}}$
According to (34) and (46), the minimum values of inductors $L_{2}$ and $L_{4}$ to operate in CCM are determined as follow:
$I_{O} \geq \frac{D(1-D) V_{O}}{2(1+3 D) L_{2,4} f_{S}}$
$L_{2}=L_{4} \geq \frac{D(1-D) V_{O}}{2(1+3 D) f_{S} I_{O}}$

### 4.3. Capacitors design

Capacitors $C_{1}-C_{4}$ are designed for proposed converter by assuming same voltage ripple. According to (16)(19), voltages of capacitors $C_{1}-C_{4}$ are achieved. Since the charge absorbed or produced by all the mentioned
capacitors are equal, the sizes of the capacitors are obtained as follow:
$\Delta Q=\frac{D I_{O}}{f_{S}}$
$\Delta V_{C}=\frac{\Delta Q}{C}$
$C_{i}=\left(D I_{O} / \Delta V_{C i} f_{S}\right)$
where $i=1,2,3,4$

## 5. EFFICIENCY ANALYSIS

In efficiency analysis of proposed converter, parasitic resistances are expressed as follows: $r_{\mathrm{DS} 1-\mathrm{on}}$ and $r_{\mathrm{DS} 2-\mathrm{on}}$ are switches on-state resistances, and $R_{L 1}, R_{L 2}, R_{L 3}$ and $R_{L 4}$ are equivalent series resistance (ESR) of inductors $L_{1}, L_{2}, L_{3}$ and $L_{4}$, respectively. $R_{F D 1}, R_{F D 2}, R_{F D 3}$ and $R_{F D 4}$ are diodes $D_{1}, D_{2}, D_{3}$ and $D_{4}$ forward resistances, respectively, and $V_{F D 1}, V_{F D 2}, V_{F D 3}$ and $V_{F D 4}$ are their threshold voltages. Also, $r_{C 1}, r_{C 2}, r_{C 3}, r_{C 4}, r_{C O 1}$ and $r_{C O 2}$ are ESR of capacitors $C_{1}, C_{2}, C_{3}, C_{4}, C_{O 1}$ and $C_{O 2}$, respectively. In the analysis, voltage ripple across the capacitors and the inductors are ignored.
RMS currents of the power switches $S_{1}$ and $S_{2}, I_{r m s, S 1}$, $I_{r m s, S 2}$, can be earned by following equations:

$$
\begin{align*}
I_{r m s, S 1} & =\sqrt{\frac{1}{T_{S}} \int_{0}^{D T_{S}}\left(I_{L 1}+I_{L 2}\right)^{2} d t} \\
& =\sqrt{\frac{1}{T_{S}} \int_{0}^{D T_{S}}\left(\frac{2 I_{O}}{(1-D)}\right)^{2} d t}=\frac{2 I_{O} \sqrt{D}}{(1-D)}  \tag{69}\\
I_{r m s, S 2} & =\sqrt{\frac{1}{T_{S}} \int_{0}^{D T_{S}}\left(I_{L 3}+I_{L 4}\right)^{2} d t}  \tag{70}\\
& =\sqrt{\frac{1}{T_{S}} \int_{0}^{D T_{S}}\left(\frac{2 I_{O}}{(1-D)}\right)^{2} d t}=\frac{2 I_{O} \sqrt{D}}{(1-D)}
\end{align*}
$$

The conduction losses of switches $S_{1}$ and $S_{2}$ are achieved as follow:
$P_{r_{D S 1-o n}}=r_{D S 1-o n} *\left(I_{r m s, S 1}\right)^{2}=\frac{4 I_{O}^{2} D}{(1-D)^{2}} r_{D S 1-o n}$
$P_{r_{D S}^{2-o n}}=r_{D S 2-o n} *\left(I_{m s, S 2}\right)^{2}=\frac{4 I_{O}^{2} D}{(1-D)^{2}} r_{D S} 2-o n$
The switching losses of the proposed converter, $P_{S W 1}$ and $P_{S W 2}$, are obtained as given in (73) and (74).
$P_{S W 1}=f_{S} C_{S} V_{S 1}^{2}=f_{S} C_{S}\left(\frac{V_{\text {in }}}{1-D}\right)^{2}$
$P_{S W 2}=f_{S} C_{S} V_{S 2}^{2}=f_{S} C_{S}\left(\frac{V_{\text {in }}}{1-D}\right)^{2}$
where $f_{S}$ and $C_{S}$ are switching frequency and the parasitic capacitor of the main switches, respectively.
The total power losses of switches $S_{1}$ and $S_{2}, P_{S \text { witch } 1}$ and
$P_{\text {Switch2 }}$, are calculated as follow:
$P_{S w i t c h 1}=P_{r_{D S 1-o n}}+\frac{P_{S W 1}}{2}$
$P_{S \text { witch } 2}=P_{r_{D S} 2-o n}+\frac{P_{S W 2}}{2}$
RMS currents of the diodes, $I_{r m s, D 1}, I_{r m s, D 2}$ following the ained by, are obt $I_{r m s, D 4}$ and $I_{r m s, D 3}$ equation:
$I_{r m s, D 1}=I_{r m s, D 2}=I_{r m s, D 3}=I_{r m s, D 4}=\frac{I_{O}}{\sqrt{(1-D)}}$
The average of diodes current, $I_{D 1_{\text {(ave) }}}, I_{D 2_{(\text {ave })}}$, , are derived as given in (78). $I_{D 4_{(\text {ave })}}$ and $I_{D 3_{(\text {ave })}}$
$I_{D 1_{\text {(ave) }}}=I_{D 2_{\text {(ave) }}}=I_{D 3_{\text {(ave) }}}=I_{D 4_{\text {(ave) }}}=I_{O}$
Diodes forward resistance losses, $P_{R F_{(D 1)}}, P_{R F_{(D 2)}}$,
$P_{R F_{(D 3)}}$ and $P_{R F_{(D 4)}}$, are expressed in (79)-(82).
$P_{R F_{(D 1)}}=R_{F D 1} I_{r m s, D 1}^{2}=\frac{I_{O}^{2}}{(1-D)} R_{F D 1}$
$P_{R F_{(D 2)}}=R_{F D 2} I_{m s, D 21}^{2}=\frac{I_{O}^{2}}{(1-D)} R_{F D 2}$
$P_{R F_{(D 3)}}=R_{F D 3} I_{r m s, D 3}^{2}=\frac{I_{O}^{2}}{(1-D)} R_{F D 3}$
$P_{R F_{(D 4)}}=R_{F D 4} I_{r m s, D 4}^{2}=\frac{I_{O}^{2}}{(1-D)} R_{F D 4}$
Diodes forward voltage losses, $P_{V F_{(D 1)}}, P_{V F_{(D 2)}}$, $P_{V F_{(D 3)}}$ and $P_{V F_{(D 4)}}$, are calculated as given in (83)(86).
$P_{V F_{(D 1)}}=V_{F D 1} I_{D 1_{(\text {(vve })}}=I_{O} V_{F D 1}$
$P_{V F_{(D 2)}}=V_{F D 2} I_{D 2_{(\text {ave })}}=I_{O} V_{F D 2}$
$P_{V F_{(D 3)}}=V_{F D 3} I_{D 3_{(\text {ave })}}=I_{O} V_{F D 3}$
$P_{V F_{(D 4)}}=V_{F D 4} I_{D 4_{(\text {ave })}}=I_{O} V_{F D 4}$
RMS currents of inductors, $I_{r m s, L 1}, I_{r m s, L 2}, I_{r m s, L 3}$ and, are determined as follow: $I_{r m s, L 4}$
$I_{r m s, L 1}=I_{r m s, L 3}=\frac{(1+D)}{(1-D)} I_{O}$
$I_{r m s, L 2}=I_{r m s, L 4}=I_{O}$
The conduction losses of inductors, $P_{r L_{1}}, P_{r L_{2}}, P_{r L_{3}}$ and
$P_{r L_{4}}$, are achieved by the following equations:
$P_{r L_{1}}=R_{L 1} I_{r m s, L 1}^{2}=\frac{(1+D)^{2}}{(1-D)^{2}} I_{O}^{2} R_{L 1}$

$$
\begin{align*}
& P_{r L_{2}}=R_{L 2} I_{r m s, L 2}^{2}=I_{O}^{2} R_{L 2}  \tag{90}\\
& P_{r L_{3}}=R_{L 3} I_{r m s, L 3}^{2}=\frac{(1+D)^{2}}{(1-D)^{2}} I_{O}^{2} R_{L 3}  \tag{91}\\
& P_{r L_{4}}=R_{L 4} I_{r m s, L 4}^{2}=I_{O}^{2} R_{L 4} \tag{92}
\end{align*}
$$

The RMS currents of capacitors, $I_{r m s, C 1}, I_{r m s, C 2}$, $I_{r m s, C 3}, I_{r m s, C 4}, I_{r m s, C O 1}$ and, are $I_{r m s, C O 2}$ obtained as given in (93).

$$
\begin{equation*}
I_{r m s, C_{1,2,3,4}}=I_{r m s, C O_{1,2}}=\sqrt{\frac{D}{(1-D)}} I_{O} \tag{93}
\end{equation*}
$$

The power losses of capacitors, $P_{R C 1}, P_{R C 2}, P_{R C 3}, P_{R C 4}$, $P_{R C O 1}$ and $P_{R C O 2}$, are according (94) and (95).

$$
\begin{align*}
P_{R C 1,2,3,4} & =r_{C 1,2,3,4} I_{m m, C 1,2,3,4}^{2} \\
& =\frac{D}{(1-D)} I_{O}^{2} r_{C 1,2,3,4} \tag{94}
\end{align*}
$$

$P_{R C O_{1,2}}=r_{C O_{1,2}} I_{r m s, C O_{1,2}}^{2}=\frac{D}{(1-D)} I_{O}^{2} r_{C O_{1,2}}$
Therefore, the total power loss of the proposed DC-DC converter, $P_{\text {Loss }}, \square$ is simplified as follows:

$$
\begin{align*}
& P_{\text {Loss }}=P_{S w i t c h 1}+P_{S w i t c h ~}+\sum_{n=1}^{4} P_{R F_{(D n)}}+ \\
& +\sum_{n=1}^{4} P_{V F_{(D n)}}+\sum_{n=1}^{4} P_{r L_{(n)}}+\sum_{n=1}^{4} P_{R C_{(n)}}+\sum_{n=1}^{2} P_{R C O_{(n)}} \tag{96}
\end{align*}
$$

The efficiency of the proposed converter, $\eta$, is defined as given in (97).

$$
\begin{equation*}
\eta=\frac{P_{O}}{P_{O}+P_{\text {Loss }}}=\frac{1}{1+\frac{P_{\text {Loss }}}{P_{O}}} \tag{97}
\end{equation*}
$$

According to (69)-(97), the efficiency of the proposed DC-DC converter is formulated as follows:

$$
\begin{equation*}
\eta=\frac{1}{1+\frac{P_{\text {Loss }}}{P_{O}}}=\frac{1}{1+\frac{A}{R_{O}(1-D)^{2}}+\frac{B}{R_{O}(1-D)}+\frac{C}{R_{O}}} \tag{98}
\end{equation*}
$$

where,

$$
\begin{aligned}
A= & 4 D\left(r_{D S 1}+r_{D S 2}\right)+\frac{f_{s} C_{s} V_{i n}^{2}}{I_{O}^{2}}+(1+D)^{2}\left(R_{L 1}+R_{L 3}\right) \\
B= & \left(R_{F D 1}+R_{F D 2}+R_{F D 3}+R_{F D 4}\right)+ \\
& +\left(r_{C 1}+r_{C 2}+r_{C 3}+r_{C 4}\right)+\left(r_{C O 1}+r_{C O 2}\right) \\
C= & \frac{\left(V_{F D 1}+V_{F D 2}+V_{F D 3}+V_{F D 4}\right)}{I_{O}}+\left(R_{L 2}+R_{L 4}\right) .
\end{aligned}
$$

## 6. COMPARISON STUDY

In this section, proposed DC-DC converter is compared with some similar topologies in terms of voltage gain, normalized voltage stress on power switches, boundary
inductor time constant, cost and size. Fig. 8(a) shows comparison results of the voltage gain of the proposed converter and converters presented in [14, 15, 18, 19, 23] and [29] for various duty cycles. As shown in this figure, the voltage gain of the proposed converter is more than the other topologies for all ranges of duty cycles (even for low duty cycles). This advantage is due to using of interleaved configuration of two modified step-up KY converters in the proposed topology.

The relationship between the normalized voltage stress across power switches of the proposed converter and other converters is depicted in Fig. 8(b). According to this figure, the voltage stress of switches in the proposed topology is less than the other converters for any value of duty cycles. Hence, the cost of the proposed converter will be reduced and the overall efficiency will be increased. The boundary inductor time constant curves for the proposed converter and the other converters are shown in Fig. 8(c).

The cost comparison of the suggested converter is indicated in Table 1. With regarding this table, it is obvious that the proposed converter has low cost. By increasing the power rating the number of cores and nominal values of the power components can be decreased. So, it can be concluded that, by choosing the suitable cost of the power components, the proposed converter can be operated in high efficiency with lower cost. The size comparison of the proposed converter with other converters is indicated in table 2. According to this table, the converters presented in [14, 15, 19, 23] and [29] have lower components count versus the proposed converter. However, these converters voltage gain is very lower than the proposed converter. Also, the suggested converter has less normalized voltage stress across main power switches versus other converters. It is important to note that the proposed converter has a very low input current ripple because of its interleaved structure.

## 7. SIMULATION AND EXPERIMENTAL RESULTS

In order to confirm performance of proposed converter and evaluate its operation by a renewable energy source such as a PV, the simulation results are presented in this section. Simulation results are obtained via PSIM. The overall structure of the system studied in the simulation is indicated in Fig. 9. One of the most important factors related to a PV system is to extract the maximum power from the PV array. Many MPPT algorithms and techniques have been presented. Among them, Perturb and Observe (P\&O) technique is a simple and effective method for MPPT implementation with good tracking factor [30]. The MPPT is realized by sensing the current and voltage of PV
and implementing the $\mathrm{P} \& \mathrm{O}$ algorithm. Moreover, the duty cycle for all switching devices is generated through the P\&O algorithm. The specifications of the PV array used in this study are expressed completely in Table. 3. During the simulation, the temperature is maintained at a standard level $\left(25^{\circ} \mathrm{C}\right)$


Fig. 8. Comparison results of proposed DC-DC converter with some similar step up topologies: (a) voltage gain of different topologies for various duty cycles, (b) normalized voltage stress of switches versus voltage conversion ratio in different topologies, and (c) curves of boundary inductor time constant.
and the intense radiation varies from $800 \mathrm{~W} / \mathrm{m}^{2}$ to 1000 $\mathrm{W} / \mathrm{m}^{2}$ and eventually changes to a radiation level of $1200 \mathrm{~W} / \mathrm{m}^{2}$. The I-V and P-V characteristic curves of the PV array in the intended intensity radiations are shown in Fig. 10. The simulation specifications of the proposed converter are given as follow:
$C_{1}, C_{2}, C_{3}$ and $C_{4}: 47 \mathrm{uF} ; C_{O 1}$ and $C_{O 2}: 180 \mathrm{uF} ; L_{1}, L_{2}$, $L_{3}$ and $L_{4}: 350 \mathrm{uH}$. Simulation results of the converter operation by a PV source are given in Figs. 11 and 12. Fig. 11(a) shows the applied changes in intensity radiation.

Table 1. Costs analysis of proposed converter.

| Components | No. of items | Parameters | Cost |
| :---: | :---: | :---: | :---: |
| Switches (S) <br> (Including <br> driver board) | 4 | $\begin{gathered} 2 \text { IRFP260n + } \\ 2 \text { TLP250 } \end{gathered}$ | $\begin{gathered} 2^{*}(\$ 1.65)+ \\ 2^{*}(\$ 1.13) \\ =\$ 5.56 \end{gathered}$ |
| $\begin{gathered} \hline \text { Diodes }\left(D_{1},\right. \\ \left.D_{2}, D_{3} \text { and } D_{4}\right) \end{gathered}$ | 4 | MUR1560 | $4 *(\$ 2.25)=\$ 9$ |
| Inductors (including core and wire) | 4 | $\begin{gathered} 2 *(350 \mathrm{uH}-6 \mathrm{~A})+ \\ 2 *(350 \mathrm{uH}-2 \mathrm{~A}) \end{gathered}$ | $\begin{gathered} 2 *(\$ 6)+ \\ 2 *(4) \\ =\$ 20 \end{gathered}$ |
| Capacitors $\left(C_{1}, C_{2}, C_{3}\right.$ and $C_{4}$ ) | 4 | (47uF/250V) | $\begin{gathered} 4 *(\$ 0.22) \\ =\$ 0.88 \end{gathered}$ |
| Output capacitors $\left(C_{O 1}\right.$ and $\left.C_{O 2}\right)$ | 2 | (180uF/400V) | $\begin{gathered} 2 *(\$ 1.32) \\ =\$ 2.64 \end{gathered}$ |
| $\begin{gathered} \text { Input } \\ \text { capacitor }\left(C_{i n}\right) \end{gathered}$ | 1 | $470 \mathrm{uF} / 63 \mathrm{~V}$ | \$0.17 |

Table 2. Size comparison of proposed converter with other presented topologies.

| Reference | Number of Components |  |  |  | Voltage Gain | NVS on Switch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D | C | S | Co |  |  |
| Proposed converter | 4 | 6 | 2 | 4 | $\frac{1+3 D}{1-D}$ | $\frac{M-1}{M+3}$ |
| $\begin{aligned} & \text { Converter } \\ & \text { in [14] } \end{aligned}$ | 3 | 5 | 1 | 3 | $\frac{3 D}{1-D}$ | $\frac{M+3}{3 M}$ |
| $\begin{aligned} & \text { Converter } \\ & \text { in [15] } \end{aligned}$ | 2 | 4 | 1 | 3 | $\frac{2 D}{1-D}$ | $\frac{M+2}{2 M}$ |
| $\begin{aligned} & \text { Converter } \\ & \text { in [19] } \end{aligned}$ | 1 | 2 | 2 | 2 | $\frac{2-D}{1-D}$ | $\frac{M-1}{M}$ |
| $\begin{aligned} & \text { Converter } \\ & \text { in [23] } \end{aligned}$ | 1 | 3 | 2 | 1 | $\frac{1+D}{1-D}$ | $\frac{M+1}{2 M}$ |
| $\begin{aligned} & \text { Converter } \\ & \text { in [29] } \end{aligned}$ | 4 | 2 | 4 | 2 | $\frac{1+D}{1-D}$ | $\frac{M+1}{2 M}$ |

D: Diode; C: Capacitor; S:switch; Co: Core; NVS: Normalized voltage stress; $M=V_{o} / V_{\text {in }}$


Fig. 9. General structure of simulated system in the PSIM.

Table 3. Specifications of utilized $P V$ array in simulation (1000 $\mathrm{W} / \mathrm{m}^{2}, 25^{\circ} \mathrm{C}$ ).

| Specifications | Values |
| :---: | :---: |
| Number of Cells $\left(N_{S}\right)$ | 62 |
| Maximum power of PV $\left(P_{\max }\right)$ | 104.25 W |
| Voltage of MPP $\left(V_{\max }\right)$ | 29.34 V |
| Current of MPP $\left(I_{\max }\right)$ | 3.55 A |
| Open circuit voltage of PV $\left(V_{O C}\right)$ | 21.1 V |
| Short circuit current of PV $\left(I_{S C}\right)$ | 3.8 A |
| Temperature Coeff of $V_{O C}$ | -0.38 |
| Temperature Coeff of $I_{S C}$ | 0.065 |
| dv/di at $V_{O C}$ | -0.68 |



Fig. 10. I-V and P-V characteristic curves of the PV array, (a) 800 $\mathrm{W} / \mathrm{m}^{2}$, (b) $1000 \mathrm{~W} / \mathrm{m}^{2}$, and (c) $1200 \mathrm{~W} / \mathrm{m}^{2}$.

According to Fig. 11(b), the maximum power of the PV for each intensity radiation is indicated. The PV array outputs; power, voltage and current are illustrated in

Fig. 12(a)-(c), respectively. The PV array voltage is less and the proposed DC-DC converter boosts PV voltage. The presented converter boosts PV voltage and extracts maximum power from the PV array. According to PV array specifications in Table. 3 and Fig. 10, the maximum power of PV array in 800, 1000 and 1200 (W/m²) irradiance are $83.19,104.25$ and $125.09(\mathrm{~W})$ in standard test conditions. Fig. 12(a)-(c) verifies extracting maximum power from PV array.


Fig. 11. Simulation results, (a) applied changes in intensity radiation, and (b) maximum $P V$ power diagram for each three intensity radiations.
Moreover, the output power and voltage of the proposed converter for the applied changes is shown in Fig. 12(d) and (e), respectively.

(a)

(b)

(c)

(d)

(e)

Fig. 12. Simulation results, (a) output power of $P V$, (b) output voltage of PV, (c) current of PV, (d) output power of DC-DC converter, and (e) output voltage of DC-DC converter.

In order to verify theoretical analysis of proposed DC-DC converter, a 220 W prototype is implemented in the laboratory as shown in Fig. 13. The specifications of the implemented prototype are given in Table 4. The proposed converter converts 29 V input voltage to 325 V in the output. The switching frequency of the prototype is selected 30 KHz . All applied diodes are ultrafast rectifiers (MUR1560) with low forward voltage drop, and power switches are selected MOSFET IRFP260n with low on-resistance. According to Table 4, all of applied diodes $D_{1}-D_{4}$, inductors $L_{1}-L_{4}$ and capacitors $C_{1}-$ $C_{4}$ are identical in the structure of implemented prototype.

(a)

(b)

Fig. 13. Implemented prototype of proposed DC-DC converter, (a) overall system, and (b) power circuit.

Table 4. Circuit parameters of implemented prototype.

| Specifications | Values |
| :---: | :---: |
| Input voltage | 29 V |
| Output voltage | 325 V |
| Output power | 220 Watt |
| Switching frequency | 30 kHz |
| $C_{1}, C_{2}, C_{3}$, and $C_{4}$ | $47 \mathrm{uF} / 250 \mathrm{~V}$ |
| $C_{O 1}, C_{O 2}$ |  |
| $C_{\text {in }}$ | $180 \mathrm{uF} / 400 \mathrm{~V}$ |
| $470 \mathrm{uF} / 63 \mathrm{~V}$ |  |
| Inductors, $L_{1}, L_{2}, L_{3}, L_{4}$ | 350 uH |
| Power switches, $S_{1}$ and $S_{2}$ | IRFP260n |
| $D_{1}, D_{2}, D_{3}$ and $D_{4}$ | MUR1560 |
| Switch gate drivers | TLP250 |
| Duty cycle | 0.73 |
|  |  |

Experimental measurement results of the converter operation in CCM are given in Figs. 14-17. In all of the figures, time per division is set to be $8 \mu \mathrm{~s}$. Output and input voltage waveforms are shown in Fig. 14(a). The input and output voltages are equal to 29 V and 325 V , respectively. Also, as shown in this figure, the output voltage ripple is very low. The measured input current, $I_{i n}$, is shown in Fig. 14(b). As indicated in this figure, the input current is continuous, so the proposed converter is suitable for photovoltaic application. Voltage stress of switch $S_{1}$ is shown in Fig. 14(c). It is shown that the maximum voltage on the power switch is about 100 V .

(a)

(b)

(c)

(d)

(e)

(f)

Fig. 14. Experimental measurement results of proposed DC-DC converter at CCM operation, (a) input and output voltages, (b) input current, (c) voltage of switch $S_{1}$, (d) current of switch $S_{1}$, (e) voltage of diode $D_{1}$, and (f) current of diode $D_{1}$.

Therefore, a switch with low on-resistant can be used. Also, according to Fig. 14(c), the duty ratio of the power switch is about 0.73 . The switch current waveform is shown in Fig. 14(d). When the switch is turned on, the current with a maximum of 7.2 A flows through the switch. Fig. 14(e) represents the voltage stress waveform of diode $D_{1}$. The measured voltage across the diodes $D_{1}$ is found to be about 100 V . It is clear that the voltage stress is far lower than the output voltage; hence, the ultrafast diode is used to completely eliminate the reverse recovery current. Also, the current of the diode is depicted in Fig. 14(f). The current with a maximum of 3.9 A flows through the diode when it is turned on. Voltage and current waveforms of inductors $L_{1}$ and $L_{2}$ are shown in Fig. 15. The obtained waveforms are similar to Fig. 3 that confirms the theoretical analysis. The voltage waveforms of the capacitors $C_{1}$, $C_{2}, C_{3}, C_{4}, C_{O 1}$ and $C_{O 1}$ are shown in Fig. 16. As shown in this figure, the voltages across the capacitors $C_{1}$ and $C_{2}$ are about 80 V and 100 V , respectively which are in good agreement with the results achieved in (15) and (16), respectively. Fig. 16(c) shows the voltages of capacitors $C_{O 1}$ and $C_{O 2}$ which are equal to 180 V . This value confirms the theoretical results obtained from (19) and (20), respectively.

Fig. 17 shows theoretical and experimental measured efficiency of the proposed converter for several output
powers. To draw the theoretical efficiency curve, the on-state resistances of the switches and diodes are considered to be $0.045 \Omega$ and $0.02 \Omega$, respectively. The experimentally measured efficiency of the proposed converter under the output power of 220 W is equal to $96.2 \%$. The results confirm the high conversion efficiency of the presented converter.


Fig. 15. Measured waveforms of (a) inductor $L_{1}$ voltage, (b) inductor $L_{1}$ current, and (c) inductor $L_{2}$ current.

Furthermore, to confirm the theoretical analysis of proposed converter at DCM operation and validate the performance of the converter, the experimental results of the implemented converter during DCM operation are presented. For the operation of the converter in DCM, the duty cycle is considered $25 \%$ ( $D=25 \%$ ). The switching frequency is also considered to be 20 kHz and the output load is chosen to be 320 ohms. Experimental measurement results of the converter operation in DCM are given in Figs. 18-20. In all of the figures, time per division is set to be $20 \mu \mathrm{~s}$. Output voltage waveform is
shown in Fig. 18(a). The measured input current, $I_{i n}$, is shown in Fig. 18(b). Fig. 18(c) indicates the signal which is applied to the switch and voltage stress across it. Fig. 18(d) show the current flows through the switch in DCM operation. Fig. 18(e) and (f) represent the voltage stress and current waveform of diode $D_{1}$. The obtained waveforms are similar to Fig. 5 that confirms


Fig. 16. Measured voltage waveforms of capacitors, (a) $C_{1}$ and $C_{2}$, (b) $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$, and (c) $\mathrm{CO}_{1}$ and $\mathrm{CO}_{2}$.


Fig. 17. Theoretical and experimental measured efficiency of proposed converter for $R_{L 1,3}=40 \mathrm{~m} \Omega, R_{L 2,4}=30 \mathrm{~m} \Omega, r_{C O 1,2}=10 \mathrm{~m} \Omega, r_{C 1}-$ ${ }_{4}=10 \mathrm{~m} \Omega, f_{s}=30 \mathrm{kHz}, C_{S}=603 \mathrm{pF}, V_{F D 1,2,3,4}=1.2 \mathrm{~V}, V_{O}=325 \mathrm{~V}$, $P_{o}=220 \mathrm{~W}$.
the theoretical analysis. Voltage and current waveforms of inductors $L_{1}$ and $L_{2}$ are shown in Fig. 19. As it is shown in this figure, the converter operates in DCM. Moreover, the voltage waveforms of the capacitors $C_{1}$, $C_{2}, C_{3}, C_{4}, C_{O 1}$ and $C_{O 2}$ in DCM operation are shown in Fig. 20.

(a)

(b)

(c)

(d)


Fig. 18. Experimental measurement results of proposed DC-DC converter operation in DCM, (a) output voltage, (b) input current, (c) voltage of switch $S_{1}$, (d) current of switch $S_{1}$, (e) voltage of diode $D_{1}$, and (f) current of diode $D_{1}$.

Finally, according to the experimental measurement results, the analysis and feasibility of the proposed converter in CCM and DCM are validated.

(a)

(b)

(c)

Fig. 19. Experimental measurement results in DCM operation: measured waveforms of (a) inductor $L_{1}$ voltage, (b) inductor $L_{1}$ current, and (c) inductor $L_{2}$ current.

Analysis and experimental tests indicate the suitability of the presented interleaved DC-DC converter for applications such as PV power systems.


Fig. 20. Measured voltage waveforms of capacitors in DCM operation, (a) $C_{1}$ and $C_{2}$, (b) $C_{3}$ and $C_{4}$, and (c) $C_{O 1}$ and $C_{O 2}$

## 8. CONCLUSIONS

A high step-up, non-isolated, interleaved DC-DC converter was presented in this paper. By using two interleaved modified KY converters, a high voltage gain is achieved for the proposed converter. The voltage stress across the power switches is low and so, switches with low on-state resistance can be applied. Due to low ripple in the input current, the proposed converter is suitable for applications such as PV power system. The converter operation in CCM, DCM and BCM were discussed in detail. Then, the converter voltage gain, capacitors and inductors design procedure and voltage stress of semiconductors in steady-state were analyzed. The proposed converter is compared with some similar topologies where the comparison results show that the proposed converter voltage gain is higher and voltage stress on semiconductors is lower than the other topologies. Also, according to comparison section, the results confirm that the proposed converter has a wide CCM operation range and can be operated in high efficiency with lower cost. Moreover, the theoretical efficiency of the presented converter was calculated in detail. Finally, simulation results of the proposed converter operation by a PV source were presented. Moreover, to validate the theoretical analysis, a laboratory prototype of the proposed converter was implemented in 220 W of output power with $96.2 \%$ conversion efficiency.

## REFERENCES

[1] A. Sarwar Rana, M. Nasir, H. Abbas Khan, "String level optimization on grid-tied solar PV systems to reduce partial shading loss," IET Renewable Power Gener., vol. 12, no. 2, pp. 143-148, 2018.
[2] H. Sekhar Sahu, S. Kumar Nayak, S. Mishra, "Maximizing the power generation of a partially shaded PV array," IEEE J. Emerging Sel. Top. Power Electron., vol. 4, no. 2. pp. 626-637, 2016.
[3] F. Sedaghati, SH. Mohammad Salehian, H. Shayeghi, E. Shokati asl, "A configuration of double input Z-source DC-DC converter for standalone PV/battery system application," J. Energy Manage. Technol., vol. 2, no. 3, pp. 60-69, 2018.
[4] H. Ardi, A. Ajami, "Study on a high voltage gain SEPIC based DC-DC converter with continuous input current for sustainable energy applications," IEEE Trans. Power Electron., vol. 33, no. 12. pp. 10403-10409, 2018.
[5] R. w. Erickson, D. Maksimovic, "Fundamental of power electronics," Kluwer, Norwel, MA, 2nd edition, 2001.
[6] N. Mohan, T. M. Undeland, W. P. Robbins, "Power Electronics," Wilkey New York, 2nd edition, 2003.
[7] E. Babaei, Gh. Mostafai Baruji, H. Mashinchi Maheri, "A developed structure of step-up DC/DC converter by using coupled inductor and active-clamped circuit," J. Oper. Autom. Power Eng.,, vol.5, no.1, pp. 31-42, 2017.
[8] E. Babaei, Z. Saadatizadeh, "High voltage gain DC-DC converters based on coupled inductors," IET Power Electron., vol. 11, no. 3, pp. 434-452, 2018.
[9] A. Farakhor, M. Abapour, M. Sabahi, "Study on the derivation of the continuous input current high-voltage gain DC/DC converters," IET Power Electron., vol. 11, no. 10, pp. 1652-1660, 2018.
[10] M. Eskandarpour Azizkandi, F. Sedaghati, H. Shayeghi, "Design of a new step-up DC-DC converter with high voltage gain for PV power application," 33 rd Int. Power System Conf., Tehran, Iran, October 2018.
[11] S. H. Hosseini, F. Sedaghati, M. Sabahi, GB. Gharepetian, "Zero voltage switching analysis of modular isolated bidirectional DC-DC converter," IEEE 27th Can. Conf. Electri. Comput. Eng., Canadian, 2014.
[12] F. Sedaghati, S. H. Hosseini, M. Sabahi, G. Gharepetian, "Analysis and implementation of a modular isolated zerovoltage switching bidirectional DC-DC converter," IET Power Electron., vol. 7, no. 8, pp. 2035-2049, 2014.
[13] E. Salary, M. R. Banaei, A. Ajami, "Analysis of switched inductor three-level DC/DC converter," J. Oper. Autom. Power Eng., vol.6, no.1, pp. 126-134, Jun. 2017.
[14] M. R. Banaei, H. Ajdar Faeghi Bonab, "A novel structure for single switch non-isolated transformerless buck-boost DC-DC converter," IEEE Trans. Ind. Electron., vol. 64, no. 1, pp.198-205, 2017.
[15] M. R. Banaei, H. Ajdar Faeghi Bonab, "High-efficiency transformerless buck-boost DC-DC converter," Int. J. Circ. Theor. Appl, vol. 45, pp. 1129-1150, 2017.
[16] H. Ardi, R. R. Ahrabi, S. N. Ravadanegh, "Non-isolated bidirectional DC-DC converter analysis and implementation," IET Power Electron., vol. 7, no. 12, pp. 3033-3044, 2014.
[17] K. I. Hwu, Y. T. Yau, "A novel voltage-boosting converter: KY converter," IEEE APEC 07, pp. 368-372, 2007.
[18] K. I. Hwu, Y. T. Yau, "KY converter and its derivatives," IEEE Trans. Power Electron., vol. 24, no. 1, pp. 128137, 2009.
[19] K. L Hwu, K. W. Huang, W. C. Tu, "Step-up converter combining KY and buck-boost converters," lET electron. letters, vol. 47, no. 12, pp. 722-724, 2011.
[20] K. L Hwu, Y. T. Yau, "A KY boost converter," IEEE Trans. Power Electron., vol. 25, no. ll, pp. 2699-2703, 2010.
[21] K. I. Hwu, Y. T. Yau, "Two types of KY Buck-Boost converters," IEEE Trans. Ind. Electron., vol. 56, no. 8, pp. 2970-2980, 2009.
[22] K. I. Hwu, T. J. Peng, "A novel buck-boost converter combining KY and buck converters," IEEE Trans. Power Electron., vol. 27, no. 5, pp. 2236-2241, 2012.
[23] A. Mostaan, H. Zeinali, S. Asghari, A. Baghramian, "Novel high step up DC-DC converters with reduced switch voltage stress," 5th Power Electron., Drive Syst. Technol. Conf., Tehran, Iran, Feb 2014.
[24] M. Maalandish, S. H. Hosseini, S. Ghasemzadeh, E. Babaei, R. Sh. Alishah, T. Jalilzadeh, "Six-phase interleaved boost $\mathrm{dc} / \mathrm{dc}$ converter with high-voltage gain and reduced voltage stress," IET Power Electron, vol. 10, no. 14, pp. 1904-1914, 2017.
[25] T. Nouri, N. Vosoughi, S. H. Hosseini, M. Sabahi, "A novel interleaved non-isolated ultrahigh-step-up DC-DC converter with ZVS performance," IEEE Trans. Ind. Electron., vol. 64, no. 5, pp. 3650-3661, 2017.
[26] H. Bahrami, Sh. Farhangi, H. Iman-Eini, E. Adib, "A new interleaved coupled-inductor non-isolated softswitching bidirectional DC-DC converter with high voltage gain ratio," IEEE Trans. Ind. Electron., vol. 65, no. 7, pp. 5529-5538, 2018.
[27] T. Rahimi, S. H. Hosseini, M. Sabahi, M. Abapour, G. B. Gharehpetian, "Three-phase soft-switching-based interleaved boost converter with high reliability," IET Power Electron., vol. 10, no. 3, pp. 377-386, 2017.
[28] B. Akhlaghi, N. Molavi, M. Fekri, H. Farzanehfard, "High step-up interleaved ZVT converter with low voltage stress and automatic current sharing," IEEE Trans. Ind. Electron., vol. 65, no. 1, pp. 291-299, 2018.
[29] F. S. Garcia, J. A. Pomilio, G. Spiazzi. "Modeling and control design of the interleaved double dual boost converter," IEEE Trans. Ind. Electron., vol. 60, no. 8, pp. 3283-3290, 2013.
[30] M. A. G. de Brito, L. Galotto, L. P. Sampaio, G. d. A. e Melo, C. A. Canesin. "Evaluation of the main MPPT techniques for photovoltaic applications," IEEE Trans. Ind. Electron., vol. 60, no. 3, pp. 1156-1167, 2013.

